


K42Jv SCHEMATIC Revision 2.0

BLOCK DIAGRAM



PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
19	VID controller
20	PCH_IBEX(1)_SATA, IHDA, RTC, LPC
21	PCH_IBEX(2)_PCIE, CLK, SMB, PEG
22	PCH_IBEX(3)_FDI, DMI, SYS_PWR
23	PCH_IBEX(4)_DP, LVDS, CRT
24	PCH_IBEX(5)_PCI, NVRAM, USB
25	PCH_IBEX(6)_CPU, GPIO, MISC
26	PCH_IBEX(7)_POWER, GND
27	PCH_IBEX(8)_POWER, GND
28	PCH_SPI ROM, OTH
29	CLK_IC93LV3162
30	EC_IT8512(1/2)
31	EC_IT8512(2/2)KB, TP
32	RST_Reset Circuit
33	JMC251
34	LAN_RJ45
36	CODEC-ALC269
37	AUD_Amp & Jack
38	AUD_FM2010
40	CB_R5C833
41	CB_R5C833
42	CB_4in1 CardReader
43	CB_NewCard
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
47	Display Port
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *2
53	MINICARD(WLAN)
56	LED_Indicator
57	DSG_Discharge
60	DC_DC & BAT Conn.
61	BT_Bluetooth
64	TUN_TV Tuner
65	ME_Conn & Skew Hole
66	ESA_ESATA
67	PCH_XDP, ONFI
70	VGA_MXM
71	VGA_LVDS Switch

80	PW_VCORE(MAX17034)
81	PW_SYSTEM(MAX17020)
82	PW_I/O_VTT_CPU&+1.1VM
83	PW_I/O_DDR & VTT& +1.8VS
84	PW_I/O_3VM & ME+VM_PWEGD
86	PW_VGFX_CORE(MAX17028)
88	PW_CHARGER(MAX17015)
90	PW_DETECT
91	PW_LOAD SWITCH
92	PW_PROTECT
93	PW_SIGNAL
94	PW_FLOWCHART

Clock Generator
ICS9LV3162

VID controller

PWM Fan

Discharge Circuit

Reset Circuit

DC & BATT. Conn.

Skew Holes

PCH IBEX
GPIO

PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	GPO	-	-	+3VS
GPIO 01	GPO	-	INT TBD	+3VS
GPIO [2:5]	Native	-	EXT PU	+5VS
GPIO 06	GPO	-	INT TBD	+3VS
GPIO 07	GPI	USB30_SMIB	EXT PU	+3VS
GPIO 08	GPI	EC_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	OC5#	EXT PU	+3VSUS
GPIO 10	Native	OC6#	EXT PU	+3VSUS
GPIO 11	GPI	EC_SCI#	EXT PU	+3VSUS
GPIO 12	Native	-	EXT PU	+3VSUS
GPIO 13	GPO	-	-	+3VSUS
GPIO 14	Native	OC7#	EXT PU	+3VSUS
GPIO 15	GPO	-	INT PD	+3VSUS
GPIO 16	GPO	DGPU_HOLD_RST#	EXT PU	+3VS
GPIO 17	GPI	DGPU_PWRGD_PCH	EXT PD	+3VS
GPIO 18	Native	CLK_REQ1#	EXT PU	+3VS
GPIO 19	GPO	-	-	+3VS
GPIO 20	Native	CLKREQ2_WLAN#_R	EXT PD	+3VS
GPIO 21	GPO	-	-	+3VS
GPIO 22	GPO	WLAN_BT_LED	EXT PD	+3VS
GPIO 23	Native	LPC_DRQ#1	-	+3VS
GPIO 24	GPO	-	-	+3VSUS
GPIO 25	Native	CLK_REQ3#	EXT PU	+3VSUS
GPIO 26	Native	CLK_REQ4#(USB 3.0)	EXT PU	+3VSUS
GPIO 27	Native	PCH_VRM_EN	INT WEAK PU	+3VSUS
GPIO 28	GPO	WLAN_ON	-	+3VSUS
GPIO 29	GPO	-	-	+3VSUS
GPIO 30	Native	ME_SusPwrDnAck	EXT PU	+3VSUS
GPIO 31	Native	ME_AC_PRESENT	EXT PU	+3VSUS
GPIO 32	Native	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPI	PCH_SPI_OV_RW	INT WEAK PU	+3VS
GPIO 34	Native	STP_PCI#	EXT PU	+3VS
GPIO 35	Native	SATACLKREQ#	EXT PD	+3VS
GPIO 36	GPO	DGPU_PWR_EN#	EXT PU	+3VS
GPIO 37	GPI	DGPU_PRSENT#	EXT PD	+3VS
GPIO 38	GPI	PCB_ID0	EXT PD	+3VS
GPIO 39	GPI	PCB_ID1	EXT PD	+3VS
GPIO 40	Native	USB_OC2#	EXT PU	+3VSUS
GPIO 41	Native	OC2#	EXT PU (Not used)	+3VSUS
GPIO 42	Native	OC3#	EXT PU (Not used)	+3VSUS
GPIO 43	Native	OC4#	EXT PU (Not used)	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU (Not used)	+3VSUS
GPIO 45	Native	CLK_REQ6#	EXT PU (Not used)	+3VSUS
GPIO 46	Native	CLK_REQ7#	EXT PU (Not used)	+3VSUS
GPIO 47	Native	PECLK_REQ#	EXT PU	+3VSUS
GPIO 48	GPO	-	EXT PU	+3VS
GPIO 49	GPO	PCH_TEMP_EN	EXT PU	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU (Not used)	+5VS
GPIO 51	Native	PCI_GNT1#	INT PU	+3VS
GPIO 52	GPO	DGPU_SELECT#	EXT PU	+5VS
GPIO 53	GPO	PCI_GNT2#	INT PU	+3VS
GPIO 54	GPO	-	-	+5VS
GPIO 55	Native	PCI_GNT3#	INT PU	+3VS
GPIO 56	Native	CLKREQ2_GLAN#_R	EXT PD	+3VSUS
GPIO 57	GPO	BT_ON	EXT PU (DIODE)	+3VSUS
GPIO 58	Native	SML1_CLK	EXT PU	+3VSUS
GPIO 59	Native	USB_OC01#	EXT PU	+3VSUS
GPIO 60	GPO	-	-	+3VSUS
GPIO 61	Native	PM_SUS_STAT#	-	+3VSUS
GPIO 62	Native	SUS_CLK	-	+3VSUS
GPIO 63	Native	PM_SLP_S5#	-	+3VSUS
GPIO 64	Native	CLK_OUT0	INT TBD	+3VS
GPIO 65	Native	CLK_OUT1	INT TBD	+3VS
GPIO 66	Native	EDID_SELECT#	INT TBD	+3VS
GPIO 67	Native	CLK_OUT3	INT TBD	+3VS
GPIO 72	GPO	PM_BATLOW#	EXT PU (Not used)	+3VSUS
GPIO 73	Native	CLK_REQ0#	EXT PU (Not used)	+3VSUS
GPIO 74	GPO	-	EXT PU (Not used)	+3VSUS
GPIO 75	Native	SML1_DATA	EXT PU	+3VSUS

EC
IT8570

EC GPIO	Use As	Signal Name
GPA0	0	PWR_LED#
GPA1	0	CHG_LED#
GPA2	0	CHG_FULL_LED#
GPA3	-	-
GPA4	0	LCD_BL_PWM
GPA5	0	FAN0_PWM
GPA6	-	-
GPA7	-	-
GPB0	0	BATSEL_0
GPB1	0	BATSEL_1
GPB2	0	ME_AC_PRESENT
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	0	A20GATE
GPB6	0	KB_RST#
GPB7	0	PM_RSMRST#
GPC0	0	CLK_UC
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	0	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	0	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	-	-
GPD0	-	-
GPD1	I	PM_SUSC#
GPD2	I	BUF_PLT_RST#
GPD3	0	EC_SCI#
GPD4	0	EC_SMI#
GPD5	0	LCD_BACKOFF#
GPD6	I	FAN0_TACH
GPD7	I	HDMI_HPD
GPE0	-	-
GPE1	-	-
GPE2	-	-
GPE3	-	-
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	-	-
GPFO	-	-
GPF1	0	VSUS_ON
GPF2	0	VTT_DRAM_PWR_SEL1
GPF3	0	VTT_DRAM_PWR_SEL2
GPF4	IO	TP_CLK
GPF5	IO	TP_DAT
GPF6	0	THRO_CPU
GPF7	0	PCH_SPI_OV
GP0	I	ME_SusPwrDnAck_EC
PGP1	I	PM_SUSB#
PGP2	-	-
PGP6	-	-
GP0	IO	PM_CLKRUN#
GPH1	0	VGA_DEEPIPLE (TBD)
GPH2	0	CHG_EN
GPH3	0	SUSC_EC#
GPH4	0	SUSB_EC#
GPH5	-	-
GPH6	0	CAP_LED#
GPI0	I	GPU_ALERT#
GPI1	I	SUS_PWRGD
GPI2	I	ALL_SYSTEM_PWRGD
GPI3	I	VRM_PWRGD
GPI4	I	PCH_TEMP_ENABLE
GPI5	I	CPU_VCORE_I_SEN
GPI6	I	DGPU_VCORE_I_SEN
GPI7	-	-
GPJ0	0	CPU_VRON
GPJ1	0	PM_PWROK
GPJ2	0	VSET_EC
GPJ3	0	ISSET_EC
GPJ4	0	MDA_CG_VCORE_SPC1
GPJ5	0	MDA_CG_VCORE_SPC2

SM_BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(ICS9LV53162)	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A4)
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
VGA Thermal IC(G781-1)	1001101x (9A)

PCIE 1	
PCIE 2	Minicard WLAN
PCIE 3	
PCIE 4	USB 3.0
PCIE 5	
PCIE 6	GLAN
PCIE 7	
PCIE 8	



USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB Port (3)
USB 3	
USB 4	
USB 5	
USB 6	
USB 7	
USB 8	WLAN
USB 9	CMOS Camera
USB 10	
USB 11	
USB 12	Bluetooth
USB 13	


SATA 0	SATA HDD (1)
SATA1	SATA ODD




**Title : System Setting**
ASUSTek COMPUTER INC. N/A
Engineer: JAY TSAI

Size	Project Name	Rev
C	K42Jv	1.01
Date: Thursday, February 11, 2010 Sheet 2 of 95		

Main Board







CFG strapping information:

CFG1[0]: PCI Express Port Bifurcation:(Clarksfield Only)
 - 1 = 1 x 16 PEG (Default)
 - 10 = 2 x 8 PEG

CFG3[3]: PCIe Static Numbering Lane Reversal.(Arrandale Only)
 - 1-Normal Operation
 - 0-Lane Numbers Reversed 15 > 0, 14 > 1, ...


CFG4[0]: Embedded DisplayPort Detection.(Arrandale Only)
 - 1-Disabled - No Physical Display Port attached to Embedded DisplayPort
 - 0-Enabled - An external Display Port device is connected to the Embedded Display Port

CFG7[7]: Fixed for PCI Express 2.0 jitter specifications.(Clarksfield)
 Clarksfield (only for early samples pre-EST) : Connect to GND with 3.01K Ohm/5% resistor
 Arrandale (only for early samples pre-EST) : Connect to motherboard design (for AUB and GFD)
 the pull-down resistor should be used. Does not impact Arrandale functionality.

Unmount if Intel has fixed this issue.

Note: (Auburndale) Hardware Straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.

Note: (Clarksfield) Hardware Straps are sampled after RSTIN# de-assertion.



CFG strapping information:

For Arrandale

CFG[2:0] - Reserved configuration pins. Test points may be placed on these pins on a common motherboard design.

- CFG[3] – PCI Express* Static Lane**
Numbering Reversal. Lane Reversal will be
applied across all 16 Lanes.
- 1: No lane reversal
 - 0: Reversal

CFG[4] - Embedded DisplayPort Detection:
This is used to detect the presence of a device on the Embedded DisplayPort.

CFG[17:5] - Reserved configuration pins.
Note: Hardware straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.

For Clarksfield

CFG[1:0] - PCI Express* Port Bifucation:

- 11 = 1 x16 PEG
- 10 = 2 x8 PEG

CFG[2] - Reserved Configuration pin.

CFG[3] – Reserved (Used by Arrandale Pprocessors for PCI Express* Static Lane Numbering Reversal)


CFG[11:4] - Reserved configuration pins.

CFG[12] - N/A on Clarksfield processors.
CFG[17:13] - Reserved configuration pins.

Note: Hardware straps are sampled after RSTIN# de-assertion.



CPU XDP connector





<http://laptop-motherboard-schematic.blogspot.com/>

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	8 of 96



		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer:	
Size A	Project Name K42Jv		Rev 1.01
Date Tuesday, February 1, 2010	Sheet 14	of 96	



		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer:	
Size A	Project Name K42Jv		Rev 1.01
Date Tuesday, February 1, 2010	Sheet 15	of 96	

Table 2-28. Functional Strap Definitions (Sheet 1 of 5)

Signal	Usage	When Sampled	Comment
SPKR	No Reboot	Rising edge of PWROK	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# de-asserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (the PCH will disable the TCO timer system reboot feature). The status of this strap is readable using the NO_REBOOT bit (Chipset Config Registers: Offset 3410h:bit 5).
INT3_V#	Reserved	Rising edge of PWROK	This signal has a weak internal pull up. Note: the internal pull-up is disabled after PLTRST# de-asserts. NOTE: This signal should not be pulled low.
GNT[3]# / GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	The signal has a weak internal pull-up. Note: the internal pull-up is disabled after PCIRST# de-asserts. If the signal is sampled low, this indicates that the system is strapped to the "topblock swap" mode (the PCH inverts ALG for all cycles targeting BIOS space). The status of this strap is readable using the Top Swap bit (Chipset Config Registers: Offset 3414h:bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
INTVRMEN	Integrated 1.05 V VRM Enable / Disable	Always	Integrated 1.05 V VRMs is enabled when high. NOTE: This signal should always be pulled high

Table 2-28. Functional Strap Definitions (Sheet 2 of 5)

Signal	Usage	When Sampled	Comment															
			This signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 11). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.															
GNT1# / GPIO51	Boot BIOS Strap bit [1] BBS[1]	Rising edge of PWROK	<table><tr><th>Bit11</th><th>Bit 10</th><th>Boot BIOS Destination</th></tr><tr><td>0</td><td>1</td><td>Reserved</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table> NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® Management Engine or Integrated GbE LAN.	Bit11	Bit 10	Boot BIOS Destination	0	1	Reserved	1	0	PCI	1	1	SPI	0	0	LPC
Bit11	Bit 10	Boot BIOS Destination																
0	1	Reserved																
1	0	PCI																
1	1	SPI																
0	0	LPC																

Table 2-28. Functional Strap Definitions (Sheet 5 of 5)

Signal	Usage	When Sampled	Comment
SDVO_CTRLDA TA	Digital Display Port (Port B)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port B is enabled when sampled high. When sampled low Port B is Disabled.
DDPC_CTRLDA TA	Digital Display Port (Port C)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port C is enabled when sampled high. When sampled low Port C is Disabled.
DDPD_CTRLDA TA	Digital Display Port (Port D)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port D is enabled when sampled high. When sampled low Port D is Disabled.

Table 2-28. Functional Strap Definitions (Sheet 3 of 5)




Functional Group Comments (continued)																		
Signal	Usage	When Sampled	Comment															
GNT[0]#	Boot BIOS Strap bit[0] BBS[0]	Rising edge of PWROK	This Signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap.															
			<table><thead><tr><th>Bit11</th><th>Bit 10</th><th>Boot BIOS Destination</th></tr></thead><tbody><tr><td>0</td><td>1</td><td>Reserved</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	Bit11	Bit 10	Boot BIOS Destination	0	1	Reserved	1	0	PCI	1	1	SPI	0	0	LPC
			Bit11	Bit 10	Boot BIOS Destination													
			0	1	Reserved													
			1	0	PCI													
1	1	SPI																
0	0	LPC																
NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot.																		
NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN.																		
GNT2#/ GPIO53	ESI Strap (Server Only)	Rising edge of PWROK	This Signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. Tying this strap low configures DMI for ESI compatible operation. NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.															
NV_ALE	Reserved	Rising edge of PWROK	This signal has a weak internal pull down. NOTE: This signal should not be pulled high															

Table 2-28. Functional Strap Definitions (Sheet 4 of 5)

Signal	Usage	When Sampled	Comment
HDA_DOCK_EN# / GPIO[33]	Flash Descriptor Security Override/ ME Debug Mode	Rising edge of PWROK	Signal has a weak internal pull-up. If strap is sampled high, the security measures defined in the Flash Descriptor will be in effect (default). If sampled low, the Flash Descriptor Security will be overridden. This strap should only be asserted low using external pull down in manufacturing/ debug environments ONLY. NOTE: Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel® Management Engine after chipset bringup and disable runtime Intel® Management Engine features. This is a debug mode and must not be asserted after manufacturing/debug.
SPI_MOSI	TPM Functionality Disable	Rising edge of MEPWROK	This signal has a weak internal pull-down resistor. This signal must be sampled low.
NV_CLE	DMI Termination Voltage	Rising edge of PWROK	This signal has a weak internal pull-down.
HDA_SDO	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull down. NOTE: This signal should not be pulled high
GPIO8	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull up. Note that the weak internal pull-up is disabled after RSMRST# de-asserts. NOTE: This signal should not be pulled low
GPIO27	Reserved	Rising edge of RSMRST# pin	This signal should be left as a No Connect.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	This signal has a weak internal pull down. On-Die PLL VR is supplied by 1.5 V when sampled high; 1.8 V when sampled low.
GPIO15	Reserved	Rising edge of RSMRST# pin	Low = Intel® Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel® Management Engine Crypto TLS cipher suite with confidentiality This signal has a weak internal pull down. NOTE: A strong pull up may be needed for GPIO functionality
L_DDC_DATA	LVDS	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. LVDS is enabled when sampled high. When sampled low LVDS is Disabled.



<i>CMOS Settings</i>	<i>JRST2001</i>
<i>Clear CMOS</i>	<i>Shunt</i>
<i>Keep CMOS</i>	<i>Open (Default)</i>

TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)



DG2.0 P297
RTCRST# and SRTCRST# can not be shorted together



Strap information:		
	H	L
ACT_SVID: Select VCCVPM 1.5V or 1.8V (1P0)	1.5V	1.8V
SR_RPDK: No reboot strap (1P0)	No reboot	Disable No reboot
PCR_SPI_OVRM: (1P0)	No Flash MR FW	Flash MR FW
SPI_SI: iTPM strap. (1P0)	Enable	Disable
PCR_INTPWM	Enable	Disable
	Integrated 1.05 V VPM Enable /Disable	





PCH SPI ROM

The schematic diagram illustrates the PCH SPI ROM circuit. Key components and connections include:

- U2801 (SPI ROM):** The central component, an MC93L32650M93-12G (32Mb) SPI ROM.
- Power Supply:**
 - +3V_EC:** Connected to the EC SPI CE# pin (pin 1) via R2831 and to the SPI CS# pin (pin 2) via R2830.
 - +3V_SPI:** Connected to the SPI S0 pin (pin 3) via R2832 and to the SPI S1 pin (pin 4) via R2833.
 - +3V_S0:** Connected to the SPI S0 pin (pin 3) via R2832.
 - +3V_S1:** Connected to the SPI S1 pin (pin 4) via R2833.
- Debug Connector (J2001):**
 - EC SPI CE# (pin 1) connected to R2831.
 - EC SPI CK (pin 2) connected to R2834.
 - SPIS00 PCH (pin 3) connected to R2830.
 - EC SPI DI (pin 4) connected to R2835.
- Passive Components:**
 - Resistors:** R2830, R2832, R2833, R2834, R2835, R2837, R2843A, R2843B, R2843C, R2843D.
 - Capacitors:** C2802 (0.1uF/16V), C402.
- Labels:**
 - near U2801:** A dashed box labeled R2837 and C402.
 - Debug Conn.:** A label for the J2001 connector.



pre-ES1 not support
Reversal Feature



R1.1,item L15





Table 112. Intel ME-EC Interaction Signal List with and without M3 Support

Signal Name	Platform with M3 Support (e.g., Intel® AMT)	Platform without M3 Support (e.g., Intel® ME Ignition Firmware)
SUS_PWR_DN_ACK (GPIO30)	Required	Required
ACPRESENT (GPIO31)	Required	Required Note: Optional if Intel ME FW is Intel® ME Ignition Firmware
SLP_M#	Required	Optional (Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_M# becomes required from Intel® ME-EC perspective.
SLP_S3#	Optional	Required Note: If SLP_M# is routed from PCH to EC, then SLP_S3# can be optional from Intel ME-EC perspective

NOTE: Optional means that these signals are optional from Intel ME-EC interaction point of view. However, they are platform critical signals and are still required to be routed on the platform.

ME Ignition Firmware is for 2MB SPI core, only PM55 can support on it.



GNT0#,GNT1#: Boot BIOS Strap.

PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved
1	1	SPI (PCH)

Sampled on rising edge of PWROK.


PCI_GNT0# R2440 1 2 1K0hm
 PCI_GNT1# R2441 1 2 1K0hm


GNT3#: A16 swap override Strap/ Top-Block swap override jumper

Low=Enabled A16 swap override/ Top-Block swap override

High=Default


PCI_GNT3# R2444 1 2 1K0hm







GPIO 27:Enable VCCVRM
Low=disable.
Default internal pull up.








Layout note:

VDD_3.3: 5pin --> 0.1uF to each pin


VDD_IO : 2pin --> 0.1uF to each pin

<http://laptop-motherboard-schematic.blogspot.com/>

TouchPad



Keyboard Connector




Thermal Policy


Input 1(sensor)

Input 2(thermtrip)


Output (shut down)




POWER GOOD DETECTER




GPU Thermal Sensor



CPU Thermal Sensor




PWM Fan





ASUS		Title : FAN_Thermal	
ASUSTeK COMPUTER INC		Engineer: JAY_TSAI	
Size	Project Name		Rev
Custom	K42Jv		108
Date: Thursday, February 11, 2010		Sheet	33 of 96




Update 11.08 (R2.0)




Close to pin1,9




Place next to pin 39,46



For EMI




Update 11.08 (R2.0)




PIN28 , PIN31 MODIFY




INTERNAL MIC



ANALOG MOAT



PC BEEP




PR-06

EXT. MIC

MUTE


Option 1

Option 1




<http://laptop motherboard-schematic.blogspot.com/>

SPEAKER



HP and MIC


Internal MIC and AMP










<http://laptop-motherboard-schematic.blogspot.com/>






<Variant Name>			
		Title : ***	
ASUSTek Computer Inc.		Engineer: JAY_TSAI	
Size A3	Project Name K42Jv		Rev 1.0G
Date: Thursday, February 11, 2010		Sheet 40 of 96	



R3309	R3308	D3E
Unmount	Mount	Enable
Mount	Unmount	Disable




```
Card Insert: Pin.10 and Pin.12 are Shorted.  
Card not Insert: Pin.10 and Pin.12 are Opened.  
Write Protect: Pin.11 and Pin.12 are Opened.  
Write Enable: Pin.11 and Pin.12 are Shorted.
```






		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name		Rev
Custom	K42Jv		1.3
Date	Thursday, February 11, 2010		Sheet 42 of 99







<http://laptop-motherboard-schematic.blogspot.com/>


		Title : ***	
ASUSTeK COMPUTER INC. NBD		Engineer: JAY_TSAI	
Size	Project Name		Rev
C	K42Jv		1.01
Date: Thursday, February 11, 2010		Sheet	43 of 95

LPC Debug Port









1.0 EMI test need mount D4506 and D4507




CNF9059 need +3VS






Main Board








<http://laptop-motherboard-schematic.blogspot.com/>

		Title : ***	
ASUSTeK COMPUTER INC. NBD		Engineer: JAY_TSAI	
Size	Project Name		Rev
C	K42Jv		1.01
Date: Thursday, February 11, 2010		Sheet	47 of 95








ODD




HDD (1st)








0125 Add 8 pin WtoB connector




PR-07








Change LED part number



Battery Connector









<http://laptop-motherboard-schematic.blogspot.com/>

		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size C	Project Name K42Jv		Rev 1.01
Date: Thursday, February 11, 2010		Sheet	64 of 95

For CPU




For GPU




For 橢圓定位孔





HHD 呼吸孔



Main Board








<http://laptop-motherboard-schematic.blogspot.com/>

		Title : ***	
ASUSTeK COMPUTER INC. NBD		Engineer: JAY_TSAI	
Size C	Project Name K42Jv		Rev 1.01
Date: Thursday, February 11, 2010		Sheet	67 of 96







<http://laptop-motherboard-schematic.blogspot.com/>


		Title : OTH_LCM	
ASUSTeK COMPUTER INC. NBD		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	68 of 96

<http://laptop-motherboard-schematic.blogspot.com/>


		Title :0TH_GAME-LED*****	
ASUSTeK COMPUTER INC. NBD		Engineer: JAY_TSAI	
Size	Project Name		Rev
C	K42Jv		1.01
Date: Thursday, February 11, 2010		Sheet	69 of 96










CRT (DAC/A)




DAC/B NO USE




GPU	IFP A	IFP B	IFP C	IFP D
GB1-128	LVDS (Single Link)	LVDS (Dual Link)	HDMI	DisplayPort (unused)







For N11x (40 nm), an external HDCP ROM is not required. HDCP functionality is embedded in the GPU. External connections are not required to support HDCP.



```
I2CA: CRT --3V
I2CB: N/A
I2CC: LVDS(EDID)
I2CS: Slave for GPU internal thermal
I2CH: HDCP
IFPC_AUX_I2CW: HDMI --3 V
IFPD_AUX_I2CX: DP --3 V
IFPE_AUX_I2CY: N/A
IFFF_AUX_I2CZ: N/A
```

GPIO	I/O	ACTIVE	USAGE
0	n/a	n/a	p.75
1	IN	-	TFPC HPD-C (HDMI) p.7
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABL
5	OUT	-	NVDD VID 0
6	OUT	-	NVDD VID 1
7	OUT	-	NVDD VID 2
8	I/O	LOW	OVERT
9	I/O	LOW	THERMAL ALERT
10	OUT	LOW	Memory VREF switch
11	I/O	LOW	ILI raster sync
12	IN	-	AC DETECT
13	OUT	-	MEM_VID
14	OUT	-	PWM CRT1
15	OUT	-	TFPE HPD-E
16	IN	-	FAN_PWM
17	IN	-	Reserved
18	IN	-	Reserved
19	IN	-	TFPD HPD-D (DP) P.75
20	IN	-	Reserved
21	IN	-	TFPD HPD-F
22	IN	-	
23	I/O	-	SLI swap ready signal






ER Modify list:

- ER-01 : For VTT Power adjustable and DRAM power fix
 - ER-02 : Exchange PIN 2 and PIN 3 connection and Power rail chagne from +3VS to +5VS.
 - ER-03 : Add /Ven lable for Ventura option.
 - ER-04 : According GPU strap define setting to P.D.
 - ER-05 : LCD backlight control change to accord DESIGN IP.
 - ER-06 : Change R2404 to 330HM for EA measurement.
 - ER-07 : Unmount External thermal sensor change to use DGPU internal thermal sensor.
 - ER-08 : According for VTT power default setting.
 - ER-09 : To change from +1.8VSG to +1.5VSG.
 - ER-10 : PCB ID change from SR to ER setting.
 - ER-11 : ALC269 ver B. must add 10K P.U for PD# pin.
 - ER-12 : Modify Crystal Rd location and add /USB30 lable.
 - ER-13 : For Smart33 Down freq. and reserve over clock design.
R2933 mount 4.7K 0603 at ER stage.
 - ER-14 : Modify power rail to +5VS_AUDIO.
 - ER-15 : R3631 change from 10K to 0R.
 - ER-16 : Setting DGPU Vcore default power to 0.8V.
 - ER-17 : Unmount R7520,R7521 from vendor suggestion.
 - ER-18 : Reserve vendor solution add 0R for bypass other circuit.
 - ER-19 : Change USB port to 2.0 connector and design only for USB 2.0.
 - ER-20 : For line-in channel ,HP jack sensor must change to 10K.
 - ER-22 : To resolve "3622146 A Voltage Spike on Graphics Core Rail (Vaxg) to 1.5V seen during system shutdown"change from 4.7K to 470 OHM.
 - ER-23 : Follow Design IP,change to P.D.
 - ER-24 : Change mount for smart 33 control Vcore power.
- For cost down and short jump ,Please search "C.D"

PR Modify list:

- PR-01 : Change R2933 to 10K 0402.
- PR-02 : Mic bias voltage change from +5VS_AUDIO to CODEC's PIN28(integreated regulator).To avoid MIC noise by drity power.
- PR-03 : Change R3631 from 0R to short jump.
- PR-04 : Add level shift circuit.
- PR-05 : Del RN9250.
- PR-06 : Add for pop and click sounds.
- PR-07 : Change for B to B re-design.(copy from K42JC schematic)
- PR-08 : EMI/ESD request.
- PR-09 : Add MGRL of headset device design.
- PR-10 : According to vendor suggestion.(45K change to 45.3K)
- PR-11 : Bypass INT. MIC amplifier.
- PR-12 : VTT,+1.5V,VCORE power set to default normal power rails.
- PR-13 : Codec IC(ALC269) change from VB2 to VB5.
- PR-14 : PCB ID change from ER to PR setting.



PWRCNTL_1	PWRCNTL_0	VGA_VCORE
0	0	0.801V
0	1	0.852V
1	0	0.901V
1	1	0.952V

Controller

1. Voltage & Current:
+1.2VSUS: 16A

2. Frequency:
Ton=3.85p*Rt(on)/Vin-05=0.3us
Frequency=Vout/(Vin*Ton)=500KHZ

Set PR8107=21.5kohm
Iocp=Rocp*20/Rds(on)=26A

4. Soft start time:
Soft-Star duration is 1.35ms

5. Inrush Current:
C total =220uF
I inrush=0.163A

Power stage


1. I/P Current:
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.85A$



2. Ripple Current:
Ripple=3.74A

3.ripple voltage:
 $I_{peak} = (v_{in}-v_o) \cdot D / (L \cdot F_{sw}) = 2.07A$
DCR=3.3mohm
V=6.831mV

4. Inductor Spec: 3. OCP:
Isat=25A
Idc=15.5A
DCR=5.5mohm

5. MOSFET Spec:
H-side and L-side MOSFET:
Rds(on)=16.5mOhm (Vgs=4.5V)
Icont=30A (T=25)
Ipeak=120A (Pause<10us)





Power stage	
Controller	1. I/P Current: $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.947A$ 2. Ripple Current: $I_{ripple} = 2.342A$ 3. Ripple Voltage: $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 3.25A$ $DCR = 3.3m\Omega$ $V = 10.75mV$ 4. Inductor Spec: $I_{sat} = 36A$ $I_{dc} = 18A$ $DCR = 3.3m\Omega$ 5. MOSFET Spec: $H\text{-side and } L\text{-side MOSFET:}$ $R_{ds(on)} = 16.5m\Omega$ ($V_{gs} = 4.5V$) $I_{cont} = 30A$ ($T = 25$) $I_{peak} = 120A$ ($\text{Pause} < 10\mu s$)
1. Voltage & Current: +1.8V: +1.8V & 12A	
2. Frequency: $T_{on} = 3.85p \cdot R_t(ON) \cdot V_o / V_{in} - 0.5$ $\text{Frequency} = V_{out} / (V_{in} \cdot T_{on}) = 500KHZ$	
3. OCP: Set PR7343=18kohm $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)}$ $= 20 \cdot 21.5 / 16.5 = 26A$	
4. Soft start time: Soft-Star duration is 1.35ms	
5. Inrush Current: C total = 100uF $I_{inrush} = 0.133A$	

ASUS		Title : Power_+1.8V&+0.9V	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
C		1.0	
Date	Thursday, February 11, 2010	Sheet	84 of 1





<Variant Name>

**ASUSTek COMPUTER INC**

Title : Power_good_detector


Size
Custom


Project Name

Rev
1.0

Date: Thursday, February 11, 2010

Sheet 86 of 1





1. Adapter Threshold: 17.41V
 $17.41 = (PR9213 + PR9216) / PR9216 * 1.25$
2. AP4835 ID=9.2A
3. MB39A132_VREF= 5.0V
4. Input limit:
65W: $I_{limit_current} = (V_{adj} - 1.075) / (25 * R_s) = (1.646 - 0.075) / 25 * 0.02 = 3.14A$
330K-162K
90W: $100K-86.6K$: $I_{limit_current} = 4.49A$
5. Charging Voltage UI

VSET_EC	2S	3S	4S
2.9894	3.399	12.598	16.797
6. Charging current UI

ISET_EC	ICHG	Ps
1.3071	1492	1P
2.1094	2500	2P
3.3	3996	3P

- Controller**
1. Frequency:
 $f_{osc}(KHz) = 17000 / RT (KOhm)$
 $f_{osc}(KHz) = 17000 / 33K = 515KHz$
 2. OCP:
 $I_{oc} = 0.2 / R_s = 10A$
 3. Soft start time:
 $t_s(s) = 0.26 * CS(uF) = 0.26 * 0.1 = 26ms$
 4. Inrush current(3S):
 $I_{inrush} = C * V / t = 9.7mA$


- Power stage**
1. I/P Current(3S2P):
 $I_{in} = V_o * I_o / (0.75 * V_{in}) = 2.21A$
 2. Ripple Current(3S2P):
Ripple=1.18A
 3. Inductor Spec:
 $I_{sat} = 4.4A$
 $I_{dc} = 3.8A$
 $DCR = 35mohm$
 4. MOSFET Spec:
 $I_{dc} = 6.5A / 5.0A$
 $R_{dson} = 22 / 30mohm$
 $V_{gsth} = 0.8-1.8V$


EC Code: 202



<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		
		Title : Power_Charger
ASUSTek Computer INC.		Engineer: Limy_Ii
Size A3	Project Name F83T	Rev 2.1G
Date: Thursday, February 11, 2010	Sheet	90 of 1





<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>

**ASUS**

Title : Power_+VCCP

ASUSTeK COMPUTER INC


Engineer:


Size	Project Name	Rev
C		1.0

Date: 2010/02/11

Sheet 93 of 1

February 11, 2010






Power On Sequence

1 → 26

M52J Power-On Sequence Timing Diagram Rev.0.31



<http://laptop-motherboard-schematic.blogspot.com/>

DC-IN Mode

M52J Power-On Sequence
Timing Diagram Rev.0.31

